serial: imx: Fix DMA handling for IDLE condition aborts
authorPhilipp Zabel <p.zabel@pengutronix.de>
Tue, 19 May 2015 08:54:09 +0000 (10:54 +0200)
committerJiri Slaby <jslaby@suse.cz>
Tue, 23 Jun 2015 12:55:13 +0000 (14:55 +0200)
commit 392bceedb107a3dc1d4287e63d7670d08f702feb upstream.

The driver configures the IDLE condition to interrupt the SDMA engine.
Since the SDMA UART ROM script doesn't clear the IDLE bit itself, this
caused repeated 1-byte DMA transfers, regardless of available data in the
RX FIFO. Also, when returning due to the IDLE condition, the UART ROM
script already increased its counter, causing residue to be off by one.

This patch clears the IDLE condition to avoid repeated 1-byte DMA transfers
and decreases count by when the DMA transfer was aborted due to the IDLE
condition, fixing serial transfers using DMA on i.MX6Q.

Reported-by: Peter Seiderer <ps.report@gmx.net>
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
Tested-by: Fabio Estevam <fabio.estevam@freescale.com>
Signed-off-by: Jiri Slaby <jslaby@suse.cz>
drivers/tty/serial/imx.c

index 042aa077b5b3e166a8453ac0684da1dd024f6785..0af6a98d39d8dc60faaeb892a17a361b91cfede5 100644 (file)
@@ -921,6 +921,14 @@ static void dma_rx_callback(void *data)
 
        status = chan->device->device_tx_status(chan, (dma_cookie_t)0, &state);
        count = RX_BUF_SIZE - state.residue;
+
+       if (readl(sport->port.membase + USR2) & USR2_IDLE) {
+               /* In condition [3] the SDMA counted up too early */
+               count--;
+
+               writel(USR2_IDLE, sport->port.membase + USR2);
+       }
+
        dev_dbg(sport->port.dev, "We get %d bytes.\n", count);
 
        if (count) {